Zilog Z16C35 Instrukcja Użytkownika Strona 188

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 322
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 187
Application Note
The Z180™ Interfaced with the SCC at MHZ
7
Write Cycle Timing
Figure 11 illustrates the SCC Write cycle timing. All
register addresses and /INTACK are stable throughout the
cycle. The timing specification of the SCC requires that the
/CE signal (and address) be stable when /RD is active.
Data is available to the SCC before the falling edge of /WR
and remains active until /WR goes inactive.
Figure 10. SCC Read Cycle Timing
Address
/INTACK
/CE
/RD
D7-D0
Data Valid
Address Valid
Figure 11. SCC Write Cycle Timing
Address
/INTACK
/CE
/WR
D7-D0
Data Valid
Address Valid
Page 182 of 316
UM011002-0808
Przeglądanie stron 187
1 2 ... 183 184 185 186 187 188 189 190 191 192 193 ... 321 322

Komentarze do niniejszej Instrukcji

Brak uwag