Zilog Z80230 Instrukcja Użytkownika Strona 235
- Strona / 394
- Spis treści
- BOOKMARKI
Oceniono. / 5. Na podstawie oceny klientów
SCC/ESCC
User Manual
UM010903-0515 Application Notes
228
SCC I/O Read/Write Cycle
Assume that the Z180 MPU’s /IOC bit in the OMCR (Operation Mode Control Register) clears to
0 (this condition is a Z80
®
compatible timing mode for /IORQ and /RD). The following are sev-
eral design points to consider (also see Table on page 214).
I/O Read Cycle
Parameters 8 and 9 explains that Address is stable 20 ns before the falling edge of /RD and until /
RD goes inactive.
Parameters 19 and 20 explains that /CE is stable at the falling edge of /RD and until /RD goes
inactive.
Parameter 22 explains the /RD pulse width is wider than 125 ns.
Parameters 25 and 27 explains that Read data is available on the data bus 120 ns later than the fall-
ing edge of /RD and 180 ns from a stable Address.
I/O Write Cycle
Parameters 6 and 7 explains that Address is stable 50 ns before the falling edge of /WR and is sta-
ble until /WR goes inactive.
Parameters 16 and 17 explains that /CE is stable at the falling edge of /WR and is stable until /W
goes inactive.
Parameter 28 explains /WR pulse width is wider than 125 ns.
Parameters 28 and 29 explains that Write data is on the data bus 10 ns before the falling edge of /
WR. It is stable until the rising edge of /WR.
Table and Table list the worst case SCC parameters calculating Z180 parameters at 10 MHz.
20 ThCE(RD) /CE to /RD High Hold 0 ns
22 TwRDI /RD Low Width 125 ns
25 TdRDf(DR) /RD Low to Read Data Valid 120 ns
27 TdA(DR) Address to Read Data Valid 180 ns
28 TwWRI /WR Low Width 125 ns
29 TsDW(WR) Write Data to /WR Low Setup 10 ns
30 TdWR(W) Write Data to /WR High Hold 0 ns
10 MHz SCC Timing Parameters for I/O Read/Write Cycle (Worst Case)
No Symbol Parameter Min Max Units
- SCC/ESCC 1
- UM010903-0515 2
- Revision History 3
- Table of Contents 4
- SCC’s Capabilities 9
- User Manual 13
- SCC Block Diagram 13
- Pin Descriptions 14
- Z85X30 DIP Pin Assignments 17
- Z85X30 PLCC Pin Assignments 18
- Z80X30 DIP Pin Assignments 19
- Interfacing the SCC/ESCC 24
- Z80X30 Write Cycle Timing 25
- Z80X30 Register Access 28
- Z80C30 Register Enhancement 31
- Z80230 Register Enhancements 32
- Z80X30 Reset 33
- Z85X30 Interface Timing 34
- Z85X30 Read Cycle Timing 35
- Z85X30 Write Cycle Timing 35
- D7-D0 Vector 36
- Z85X30 Register Access 37
- Z85C30 Register Enhancement 39
- Z85X30 Reset 41
- Interface Programming 42
- I/O Programming Introduction 43
- Interrupts 43
- External/Status Channel A 44
- Receive Channel B 44
- Transmit Channel B 44
- * Always 0 In B Channel 47
- Daisy-Chain Resolution 48
- Interrupt Acknowledge 51
- The Receiver Interrupt 52
- Receive Interrupts Disabled 53
- Conditio 56
- External/Status Interrupts 63
- Break/Abort 65
- Transmit Underrun/EOM 65
- CTS/DCD 66
- Zero Count 66
- Sync/Hunt 66
- Block/DMA Transfer 67
- SYNC Modes 68
- ASYNC Modes 68
- Wait On Receive 69
- DMA Requests 70
- DMA Request On Receive 74
- AD7-AD0 Receive DataWR8 75
- Test Functions 76
- Introduction 78
- Baud Rate Generator 78
- Data Encoding/Decoding 81
- Clock Selection 90
- Clock Multiplexer 92
- BRG Clock Source = /RTXC 93
- Crystal Oscillator 94
- Data Communication Modes 95
- Transmit Data Path 96
- Asynchronous Mode 99
- Asynchronous Transmit 100
- Asynchronous Receive 103
- Asynchronous Initialization 105
- Reg Bit No Description 107
- WR4 3 (=0) select sync mode 107
- State Changes in One 113
- /RTxC Clock Cycle 113
- SDLC Transmit 121
- SDLC Receive 127
- SDLC Frame Status FIFO 133
- Frame Status FIFO Circuitr 135
- Interface 135
- SDLC Loop Mode 137
- SDLC Loop Mode Receive 140
- SDLC Loop Mode Transmit 140
- Register Descriptions 143
- Write Registers 145
- Definition) 149
- Z85X30 Register Map 151
- Time Constant 175
- Clock Frequency 175
- Read Registers 181
- Read Register 1 185
- Read Register 2 187
- Read Register 3 188
- Read Register 8 191
- Read Register 10 192
- Read Register 12 193
- Read Register 13 194
- Read Register 15 194
- Application Notes 195
- Abstract 217
- Features 217
- Discussion 217
- Interfaces 218
- Z180 to Memory Interface 218
- EPROM Interface 220
- SRAM Interface 222
- SRAM Read Cycle 222
- SRAM Write Cycle 223
- Memory Interface Logic 223
- Physical Memory Address Map 225
- Z180 to I/O Interface 226
- Z180 I/O Write Cycle Timing 227
- Z180 to SCC Interface 230
- CPU Hardware Interfacing 230
- Data Bus Signals 230
- System Control Signals 230
- Interrupt Control 231
- SCC I/O Operation 231
- Read Cycle Timing 231
- Write Cycle Timing 232
- SCC Interrupt Operation 232
- Input/Output Cycles 234
- Z180 MPU to SCC Interface 234
- SCC I/O Read/Write Cycle 235
- I/O Read Cycle 235
- I/O Write Cycle 235
- Using EPLD 242
- System Checkout 243
- Software Considerations 244
- SCC Read Cycle Proof 244
- SCC Write Cycle Proof 244
- Interrupt Acknowledge Cycle 244
- (Continued) 246
- Summary 256
- General Description 257
- Processor 258
- Address Map 260
- (PBA)+511 269
- Serial Interfacing 270
- DMA channel 272
- Jumper Summary 276
- Control EPLD for 186 Board 278
- SCC EPLD for 186 Board 279
- DMA EPLD for 186 Board 280
- NMI Field for 186 Board 281
- Operation 295
- ESCC Controller 318
- Questions and Answers 382
- Customer Support 394
Powiązane produkty i podręczniki dla Czujniki Zilog Z80230
Czujniki Zilog ZAURCT Instrukcja Użytkownika
(59 strony)
(59 strony)
© 2020, manymanuals.pl. Wszelkie prawa zastrzeżone. | 0.058 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Komentarze do niniejszej Instrukcji