Zilog Z08470 Instrukcja Użytkownika Pobierz pdf (Strona 274)

UM008101-0601 Serial Input/Output

254

Data Transfer And

Status Monitoring

When Interrupt on first character

occurs, the CPU performs the

following:

During the hunt mode, the SIO detects

two contiguous characters to establish

synchronization. The CPU establishes

the DMA Mode and all subsequent data

characters are transferred by the DMA

controller. The controller is also

programmed to capture special

characters (by examining only the bits

that specify ASCII or EBCDIC control

characters) and interrupt the CPU upon

detection. In response, the CPU

examines the status or control characters

and takes appropriate action, such as

CRC enable update.

• Transfers data byte to CPU

• Detects and sets appropriate flags for

control characters (in CPU)

• Includes/Excludes data byte in CRC

checker

• Updates pointers and other

parameters

• Enables Wait/Ready for DMA

operation

• Enables DMA controller

• Returns from Interrupt

When Wait/Ready becomes active, the

DMA controller performs the

following:

• Transfers Data Byte to memory

• Interrupts CPU if a special character

is captured by the DMA controller

• Interrupts the CPU if the last

character of the message is detected

For Message Termination, the CPU

performs the following:

The SIO interrupts the CPU for error

condition, and the error routine aborts

the present message, clears the error

condition, and repeats the operation.

• Transfers RR1 to the CPU

• Sets Ack/Nak Reply Flag based on

CRC result

• Updates pointers and parameters

• Returns from Interrupt

Table 7. Bisync Receive Mode (Continued)

Function Typical Program Steps Comments

1 2 ... 269 270 271 272 273 274 275 276 277 278 279 ... 329 330

Komentarze do niniejszej Instrukcji

Brak uwag