
UM014220-0508 Schematics
eZ80F91 Development Kit
User Manual
58
Figure 19. eZ80F91 Development Platform Schematic Diagram, #2 of 5
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Logic
96
C0858-001
C
Schematic,
eZ80L92 Evaluation Board
B
24
Friday, October 10, 2003
Title
Siz
e
Document Number
Rev
Date:
Sheet
of
D1
A22
A20
A12
D6
A4
A11
D0
A7
A13
-RD
A19
A0
A15
A2
D2
-WR
D3
A10
A16
A14
A3
A8
A17
A18
A9
D5
A5
D4
A1
A23
A21
D7
A6
-MEM_CEN2
-MEM_CEN4
-CS0
-CS1
MD7
MD6
MD5
MD4
MD3
MD2
MD1
EM_D7
EM_D6
EM_D5
EM_D4
EM_D3
EM_D2
EM_D1
MD0
EM_D0
MD[7:0]
MD[7:0]
-EM_WR
-CS_EX_IN
-MEM_CEN1
-MEM_CEN3
VDD
GND
-EM_RD
VDD
PHI
D0
D1
D2
D3
D4
D5
D6
D0
D1
D2
D3
D4
AN3
CT0
CT2
CT3
CT4
-AN_WR
-CT_WR
VDD
-MRE
SET
D5
VDD
CT1
AN6
AN5
AN4
AN2
AN1
AN0
VDD
GND
GND
GND
GND
VDD
GND
VDD
D6
D7
D7
-EM_WR_OE
TRIG1
TRIG2
TRIG1
TRIG2
A19
A20
A22
A23
A21
-CS0
GND
SDA
SCL
SCL
SDA
GND
GND
VDD
GND
-CS2
-CS3
A18
A17
A16
-EM_EN
-EM_WR_O
E
-FL_DIS
VDD
-CS2
-IORQ
-RD
-WR
A1
A0
-EM_EN
VDD
GND
VDD
-EX_FL_DIS
-EM_WR
-CT_WR
-EM_RD
-AN_WR
A2
A3
A4
A5 A7
A6
-CS3
GND
GND
-CS_EX_IN
-MEM_CEN1
-MEM_CEN2
-MEM_CEN3
D[7:0]
A[23:0]
-WR
-RD
-MEM_CEN1
-MEM_CEN2
-MEM_CEN3
-MEM_CEN4
-CS0
-CS1
MD[7:0]
EM_D7
EM_D6
EM_D5
EM_D4
EM_D3
EM_D2
EM_D1
EM_D0
PHI
-MRE
SET
VDD
GND
PB0_T0_I
PB1_T1_I
PB2_SS
D[7:0]
D[7:0]
-CS2
-DIS_FL
M_
TIP
M_RING
SCL
SDA
ID_2
ID_1
ID_0
-CS3
-IORQ
-L_RD
-ME
MRQ
-DIS_ETH
-DIS_1
-DIS_0
-CON_DIS
-DIS_IRDA
-MOD_DIS
-C
S_EX
R13
10K
SW1
SW PUSHBUTTON
C2
0.1uF
U8B
TC7
4LVT125
5 6
14
4
7
U16
74LCX543/
SO
24
3
4
5
6
7
8
9
10
22
21
20
19
18
17
16
15
12
14
1
13
2
23
11
VCC
A1
A2
A3
A4
A5
A6
A7
A8
B1
B2
B3
B4
B5
B6
B7
B8
GND
LEAB
LEBA
OEAB
OEBA
CEBA
CEAB
U8D
TC7
4LVT125
12 11
14
13
7
C4
0.001uF
U12
74HCT374
3
4
7
8
13
14
17
18
1
11
2
5
6
9
12
15
16
19
20
10
D0
D1
D2
D3
D4
D5
D6
D7
OE
CLK
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
VCC
GND
J19
EX_
SEL
1
3
5
7
2
4
6
8
U14
74HCT374
3
4
7
8
13
14
17
18
1
11
2
5
6
9
12
15
16
19
20
10
D0
D1
D2
D3
D4
D5
D6
D7
OE
CLK
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
VCC
GND
U15
22V10A/LCC_0
2
14
28
17
18
19
20
21
23
24
25
26
27
3
4
5
6
7
9
10
11
12
13
16
CLK/I0
GND
VCC
I/O0
I/O1
I/O2
I/O3
I/O4
I/O5
I/O6
I/O7
I/O8
I/O9
I1
I2
I3
I4
I5
I6
I7
I8
I9
I10
I11
R6
10K
P4
RJ14
1
2
3
4
1
2
3
4
C5
0.1uF
C3
0.001uF
R10
10K
U13
PCA8550
1
2
3
4
5
6
7
8 9
10
11
12
13
14
15
16
SCL
SDA
OVERR
M_IN_A
M_IN_B
M_IN_C
M_IN_D
GND
M_OUT_D
M_OUT_C
M_OUT_B
M_OUT_A
MUX_SEL
N_MUX_O
WP
VDD
SW2
SW PUSHBUTTON
R7
10K
U10
22V10A/LCC
2
14
28
17
18
19
20
21
23
24
25
26
27
3
4
5
6
7
9
10
11
12
13
16
CLK/I0
GND
VCC
I/O0
I/O1
I/O2
I/O3
I/O4
I/O5
I/O6
I/O7
I/O8
I/O9
I1
I2
I3
I4
I5
I6
I7
I8
I9
I10
I11
U8C
TC7
4LVT125
9 8
14
10
7
J15
-EX_FL_DIS
1
2
J11
-FL_DIS
1
2
C6
0.1uF
JP4
Pin2
1
R11
10K
C7
0.1uF
SW3
SW PUSHBUTTON
D5
LT
P-757
12
11
2
9
4
1 3
10
7 8
5
6
SIDACTOR P3100SB
U11
12
J3
-DIS_EM
1
2
JP5
Pin2
1
C8
0.1uF
R12
10K
T1
Ferrite Core
Komentarze do niniejszej Instrukcji